数字控制振荡器1.doc
上传人:sy****28 上传时间:2024-09-14 格式:DOC 页数:15 大小:84KB 金币:18 举报 版权申诉
预览加载中,请您耐心等待几秒...

数字控制振荡器1.doc

数字控制振荡器1.doc

预览

免费试读已结束,剩余 5 页请下载文档后查看

18 金币

下载此文档

如果您无法下载资料,请参考说明:

1、部分资料下载需要金币,请确保您的账户上有足够的金币

2、已购买过的文档,再次下载不重复扣费

3、资料包下载后请先用软件解压,在使用对应软件打开

//************************************************************NCO//************************************************************LIBRARYlpm;USElpm.lpm_components.ALL;LIBRARYieee;USEieee.std_logic_1164.ALL;USEieee.std_logic_arith.ALL;EntityncoISGENERIC(WIDTH:INTEGER:=28);PORT(fcw:INSTD_LOGIC_VECTOR(WIDTH-1DOWNTO0);sin,cos,acc:OUTSTD_LOGIC_VECTOR(7DOWNTO0);clk:INSTD_LOGIC);ENDnco;ArchitecturertlOFncoISSIGNALs,acc28:STD_LOGIC_VECTOR(WIDTH-1DOWNTO0);SIGNALmsbs:STD_LOGIC_VECTOR(7DOWNTO0);SIGNALsin_cos:STD_LOGIC_VECTOR(15DOWNTO0);BEGINadd1:lpm_add_subGENERICMAP(LPM_WIDTH=>WIDTH,LPM_REPRESENTATION=>"SIGNED",LPM_DIRECTION=>"ADD",LPM_PIPELINE=>0)PORTMAP(dataa=>fcw,datab=>acc28,result=>s);reg1:lpm_ffGENERICMAP(LPM_WIDTH=>WIDTH)PORTMAP(data=>s,q=>acc28,clock=>clk);select1:PROCESS(acc28)VARIABLEi:INTEGER;BEGINFORiIN7DOWNTO0LOOPmsbs(i)<=acc28(27-7+i);ENDLOOP;ENDPROCESSselect1;acc<=msbs;rom1:lpm_romGENERICMAP(LPM_WIDTH=>16,LPM_WIDTHAD=>8,LPM_FILE=>"sin_cos.mif")PORTMAP(address=>msbs,inclock=>clk,outclock=>clk,q=>sin_cos);select2:PROCESS(sin_cos)VARIABLEi:INTEGER;BEGINFORiIN7DOWNTO0LOOPcos(i)<=sin_cos(15-7+i);sin(i)<=sin_cos(i);ENDLOOP;ENDPROCESSselect2;ENDrtl;//************************************************************NCO+MIXER//************************************************************LIBRARYlpm;USElpm.lpm_components.ALL;LIBRARYieee;USEieee.std_logic_1164.ALL;USEieee.std_logic_arith.ALL;EntitysystemISGENERIC(WIDTHA:INTEGER:=12;WIDTHB:INTEGER:=8;WIDTHP:INTEGER:=20);PORT(clock:INSTD_LOGIC;ADout:INSTD_LOGIC_VECTOR(11DOWNTO0);Phase_in:INSTD_LOGIC_VECTOR(27DOWNTO0);datai,dataq:OUTSTD_LOGIC_VECTOR(19DOWNTO0));ENDsystem;ArchitecturertlOFsystemISCOMPONENTncoPORT(fcw:INSTD_LOGIC_VECTOR(27DOWNTO0);sin,cos,acc:OUTSTD_LOGIC_VECTOR(7DOWNTO0);clk:INSTD_LOGIC);ENDCOMPONENT;SIGNALcosout,sinout:STD_LOGIC_VECTOR(7DOWNTO0);SIGNALmixer_i,mixer_q:STD_LOGIC_VECTOR(19DOWNTO0);BEGINu0:ncoPORTMAP(fcw=>Phase_in,c